Skip to main content

Documentation Index

Fetch the complete documentation index at: https://docs.chipforge.io/llms.txt

Use this file to discover all available pages before exploring further.

  1. Design team publishes challenge
  2. Miners discover active challenges
  3. Miners submit Verilog designs with signatures
  4. Challenge Server validates and stores submissions
  5. Submissions grouped into batches (up to 8)
  6. Batches exposed to validators
  7. Validators submit evaluation scores
  8. Multi-validator scores aggregated
  9. Leaderboard updated
Design submission flow Screenshot2025 10 24at5 11 24PM Pn Score submission flow Screenshot2025 10 24at5 12 08PM Pn